

EXHIBIT A

Comparison of Original Claim 1 and Claim 2 and Amended Claim 1 and Claim 2

Original Claim 1 and Claim 2 (emphasis added)	Following Amendment
<p>1. A method for handling system management interrupts in a multiprocessor computer system, comprising the steps of:</p> <p>writing a predetermined signature to a predetermined register of the first processor;</p> <p>executing in a first processor a command of a software application to cause the first processor to initiate a system management interrupt;</p> <p>receiving at each processor an instruction that a software system management interrupt has been issued;</p> <p>entering system management mode at each processor;</p> <p>saving the register contents of each processor to a memory space associated with each respective processor;</p> <p>selecting a second processor as the system management interrupt handler;</p> <p>scanning the contents of the memory space associated with each processor; and</p> <p>when the second processor locates the saved predetermined signature in one of the memory spaces associated with the processors of the computers system, using the contents of the memory space associated with the predetermined signature for any parameters necessary for the handling of the system management interrupt.</p> <p>2. The method for issuing and handling system management interrupts in a multiprocessor computer system of claim 1, <i>wherein the step of selecting a second processor as the system management interrupt handler comprises the step of selecting a second processor as the system management interrupt handler according to an arbitration scheme.</i></p>	<p>1. (Amended) A method for handling system management interrupts in a multiprocessor computer system, comprising the steps of:</p> <p>writing a predetermined signature to a predetermined register of the <u>a</u> first processor;</p> <p>executing in <u>a</u> the first processor a command of a software application to cause the first processor to initiate a system management interrupt;</p> <p>receiving at each processor an instruction that <u>a software</u> the system management interrupt has been issued;</p> <p>entering system management mode at each processor;</p> <p>saving the register contents of each processor to a memory space associated with each respective processor;</p> <p>selecting a second processor as <u>the a</u> system management interrupt handler, <u>the selection of the second processor as the system management interrupt handler being accomplished according to an arbitration scheme;</u></p> <p>scanning the contents of the memory space associated with each processor; and</p> <p>when the second processor locates the saved predetermined signature in one of the memory spaces associated with the processors of the computers system, using the contents of the memory space associated with the predetermined signature for any parameters necessary for the handling of the system management interrupt.</p> <p>2. (Cancelled).</p>

HOU03:961013.1